Raphael Jacquot
|
7d63f0f57a
|
cleanups and move things around
|
2019-02-20 17:36:21 +01:00 |
|
Raphael Jacquot
|
70ddc7f9b6
|
cleanups of the bus controller (more to do)
|
2019-02-20 16:21:39 +01:00 |
|
Raphael Jacquot
|
ec9c39150d
|
start rewriting logical equations to make them cleaner
(oh my this is hard)
|
2019-02-20 09:20:16 +01:00 |
|
Raphael Jacquot
|
380ef1a425
|
complete rewrite
|
2019-02-19 16:17:35 +01:00 |
|
Raphael Jacquot
|
4cce55e4ba
|
initialize all registers, implement jmp_rel2
cleanup the controller some more
prepare the core to be rewired
add support for block Bx
|
2019-02-18 17:38:25 +01:00 |
|
Raphael Jacquot
|
f660168393
|
cleanup the simulated rom interface
|
2019-02-18 11:36:28 +01:00 |
|
Raphael Jacquot
|
1444baca19
|
implement read from DP
|
2019-02-18 07:43:36 +01:00 |
|
Raphael Jacquot
|
0a45b014d7
|
moved main registers to arrays, makes things much simpler and better, it seems
|
2019-02-17 23:05:33 +01:00 |
|
Raphael Jacquot
|
01429b4493
|
tested all the way to cycle 400 where transfers from memory need to be fixed in the bus controller
|
2019-02-17 21:20:18 +01:00 |
|
Raphael Jacquot
|
5c4bff0b5e
|
rewrite the messy hadling of load_dp and dp_write
|
2019-02-17 20:23:43 +01:00 |
|
Raphael Jacquot
|
0d3c3ecd3e
|
implement CONFIG
cleanup the bus controller
|
2019-02-17 19:29:39 +01:00 |
|
Raphael Jacquot
|
7a3a36bd25
|
implement the reset bus command
|
2019-02-17 15:03:36 +01:00 |
|
Raphael Jacquot
|
1c719a1828
|
cleanup and reorganization for readability
|
2019-02-17 12:57:38 +01:00 |
|
Raphael Jacquot
|
8fc7cde507
|
implement the pieces to replicate the bus data transfers for writing data out.
|
2019-02-17 12:05:38 +01:00 |
|
Raphael Jacquot
|
128921c364
|
start implementing the bus controller
|
2019-02-17 08:35:26 +01:00 |
|
Raphael Jacquot
|
500e013bf5
|
start on the bus controller
|
2019-02-16 22:38:44 +01:00 |
|