Miroirs/hp-saturn
1
0
Fork 0
mirror of https://github.com/sxpert/hp-saturn synced 2024-12-27 09:58:16 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions
273 commits 1 branch 0 tags 2 MiB
Commit graph

273 commits

This branch
This branch
All branches
Author SHA1 Message Date
Raphael Jacquot
94ab98a175 remove old useless code 
fix some verilator reported bugs
 2019-02-14 15:27:17 +01:00
Raphael Jacquot
fd69407de0 alu coming up nicely, decoder gaining weight 2019-02-14 14:35:23 +01:00
Raphael Jacquot
f076cf6fb9 start the groundwork to implement jumps 
move PC handling into the ALU
 2019-02-14 08:59:04 +01:00
Raphael Jacquot
2e2d9108a8 the ALU machine seems to work 2019-02-13 23:18:50 +01:00
Raphael Jacquot
713e9b967b start implementing the ALU 2019-02-13 22:43:04 +01:00
Raphael Jacquot
aa1d8efd85 finished blocks 1, 2 and 3 2019-02-13 20:09:25 +01:00
Raphael Jacquot
c357160ab3 start memory transfers 2019-02-13 08:21:25 +01:00
Raphael Jacquot
2f813cc3a1 missing output in port 2019-02-13 00:19:47 +01:00
Raphael Jacquot
8858d08bb6 impement 1[012]x 2019-02-12 23:26:18 +01:00
Raphael Jacquot
466fabe58b major changes in the fields decoder 2019-02-12 21:43:54 +01:00
Raphael Jacquot
3fad39756f make more wires to remove if levels 2019-02-12 17:29:13 +01:00
Raphael Jacquot
1f66e782c1 hack in some wires to make things faster 2019-02-12 16:06:13 +01:00
Raphael Jacquot
eef2d13c60 add the block to setup registers for 0Efx 2019-02-12 15:33:04 +01:00
Raphael Jacquot
e409021f35 need more registers ;-) 2019-02-12 15:12:19 +01:00
Raphael Jacquot
bb633d5b80 work on more instructions 
set fields / registers
 2019-02-12 14:51:00 +01:00
Raphael Jacquot
13e390e8a6 add a few registers 2019-02-12 14:50:24 +01:00
Raphael Jacquot
81f859eb5d add testing for yosys out status 2019-02-12 14:50:13 +01:00
Raphael Jacquot
115d3a2544 add instructions to test 2019-02-12 14:49:53 +01:00
Raphael Jacquot
185fe3d686 remove debug line 2019-02-12 14:49:43 +01:00
Raphael Jacquot
bc4342cc23 fixups 2019-02-12 14:49:33 +01:00
Raphael Jacquot
88620f217c start handling ALU related stuff 2019-02-12 12:43:36 +01:00
Raphael Jacquot
bcb44743de add required bits to decode fields tables 2019-02-12 11:22:55 +01:00
Raphael Jacquot
d7894d7963 add handling of fields_f table (no decode yet) 2019-02-12 08:56:15 +01:00
Raphael Jacquot
407b0c6d8d implement jump to block_0Ex 2019-02-12 08:48:13 +01:00
Raphael Jacquot
3136a4c37b added tentative decoder stall support 2019-02-12 08:21:32 +01:00
Raphael Jacquot
c7cc7f417b refactor as it was getting too complicated 
secret seems to limit the levels of imbricated ifs...
added
SETHEX
SETDEC
RSTK=C
C=RSTK
 2019-02-12 07:48:25 +01:00
Raphael Jacquot
d4c67cf8fc finally, something that is synthesizable ! 2019-02-12 00:07:12 +01:00
Raphael Jacquot
9ecdc1799b successfully handles the first 4 opcodes and bails out on error 2019-02-11 22:57:00 +01:00
Raphael Jacquot
17c2278c99 yay, decodes the first 4 opcodes \o/ 2019-02-11 22:29:13 +01:00
Raphael Jacquot
21c09f0c5f first iteration of decoder version 3 ;-) 2019-02-11 21:36:02 +01:00
Raphael Jacquot
c454fb8b97 test of new decoder structure 2019-02-11 21:29:04 +01:00
Raphael Jacquot
2c06ce0359 major surgery in progress 2019-02-11 20:27:51 +01:00
Raphael Jacquot
9b2f5fa41c more clocking work 2019-02-11 19:49:22 +01:00
Raphael Jacquot
be83ee0eed rework the clocking 2019-02-11 19:24:57 +01:00
Raphael Jacquot
6c41e73688 update clock timings 2019-02-11 16:58:15 +01:00
Raphael Jacquot
cbfbe4eb3f renumber debug opcodes 
add add_cst and sub_cst alu opcodes
port pointer math to use ALU
make A[ab]x more readable
 2019-02-11 15:36:51 +01:00
Raphael Jacquot
9799ea7618 use the ALU for 13x opcodes 
comment debug code
add some debug code elsewhere
 2019-02-11 13:17:18 +01:00
Raphael Jacquot
61bb45c54f cleanup 2019-02-11 12:05:51 +01:00
Raphael Jacquot
b39c56a43c make things more readable 2019-02-11 11:29:31 +01:00
Raphael Jacquot
8b63d25e8f cleanups 2019-02-11 10:41:34 +01:00
Raphael Jacquot
6407e6673e implement EXCH alu op 2019-02-11 10:29:22 +01:00
Raphael Jacquot
6d8924cf1d clear alu_debug and dbg_op_code on each instruction start 2019-02-11 10:29:05 +01:00
Raphael Jacquot
046fa457be add stuff for a future debugger 2019-02-11 09:13:16 +01:00
Raphael Jacquot
17b8b14db7 more fixes 2019-02-11 09:13:06 +01:00
Raphael Jacquot
6a1e9eff7e various ALU fixage 2019-02-11 09:12:42 +01:00
Raphael Jacquot
0eeb018b56 move to using the ALU 2019-02-11 09:12:19 +01:00
Raphael Jacquot
9cd9c18381 add new registers 2019-02-11 09:11:40 +01:00
Raphael Jacquot
46890c6394 refactor ALU operations 2019-02-11 07:04:42 +01:00
Raphael Jacquot
d6a8bee3fe add a register "comes from memory" 2019-02-11 07:03:55 +01:00
Raphael Jacquot
1799ac8eb6 remove DEC_LC_LEN -> DEC_LC 2019-02-11 07:03:37 +01:00