mirror of
https://github.com/sxpert/hp-saturn
synced 2025-01-19 10:26:58 +01:00
15 lines
297 B
Verilog
15 lines
297 B
Verilog
/******************************************************************************
|
|
* 80A RESET
|
|
*
|
|
*
|
|
*/
|
|
|
|
`include "decstates.v"
|
|
|
|
`DEC_RESET: begin
|
|
execute_cycle <= 0;
|
|
decstate <= `DEC_START;
|
|
`ifdef SIM
|
|
$display("%05h RESET\t\t\t<= NOT IMPLEMENTED YET", inst_start_PC);
|
|
`endif
|
|
end
|