mirror of
https://github.com/sxpert/hp-saturn
synced 2025-02-07 20:46:14 +01:00
20 lines
No EOL
885 B
Text
20 lines
No EOL
885 B
Text
Verilog implementation of the HP saturn processor
|
|
|
|
licence: GPLv3 or later
|
|
|
|
|
|
timings:
|
|
_
|
|
reset: |____________________________________________________
|
|
____ ____ ____ ____ ____
|
|
clk : ____| |____| |____| |____| |____| |____
|
|
_________ _________ _________ _________ _________
|
|
counter: ____/____0____X____1____X____2____X____3____X____0____
|
|
_________ _________
|
|
phase_0: ____| |_____________________________|
|
|
_________
|
|
phase_1: ______________| |_____________________________
|
|
_________
|
|
phase_2: ________________________| |___________________
|
|
_________
|
|
phase_3: __________________________________| |_________ |