2019-02-06 10:40:55 +01:00
|
|
|
Verilog implementation of the HP saturn processor
|
|
|
|
|
|
2019-02-07 08:35:59 +01:00
|
|
|
licence: GPLv3 or later
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
timings:
|
2019-02-11 16:58:15 +01:00
|
|
|
_
|
|
|
|
|
reset: |____________________________________________________
|
2019-02-07 08:35:59 +01:00
|
|
|
____ ____ ____ ____ ____
|
|
|
|
|
clk : ____| |____| |____| |____| |____| |____
|
2019-02-11 16:58:15 +01:00
|
|
|
_________ _________ _________ _________ _________
|
|
|
|
|
counter: ____/____0____X____1____X____2____X____3____X____0____
|
|
|
|
|
_________ _________
|
|
|
|
|
phase_0: ____| |_____________________________|
|
|
|
|
|
_________
|
|
|
|
|
phase_1: ______________| |_____________________________
|
|
|
|
|
_________
|
|
|
|
|
phase_2: ________________________| |___________________
|
|
|
|
|
_________
|
|
|
|
|
phase_3: __________________________________| |_________
|
