mirror of
https://github.com/sxpert/hp-saturn
synced 2024-12-27 09:58:16 +01:00
22 lines
1 KiB
Markdown
22 lines
1 KiB
Markdown
Verilog implementation of the HP saturn processor
|
|
|
|
licence: GPLv3 or later
|
|
|
|
|
|
timings:
|
|
```
|
|
___________
|
|
reset: |____________________________________________________
|
|
____ ____ ____ ____ ____ ____
|
|
clk : ____| |____| |____| |____| |____| |____| |____
|
|
_________ _________ _________ _________ _________
|
|
counter: ______________/____0____X____1____X____2____X____3____X____0____
|
|
_________ _________
|
|
phase_0: ______________| |_____________________________|
|
|
_________
|
|
phase_1: ________________________| |_____________________________
|
|
_________
|
|
phase_2: __________________________________| |___________________
|
|
_________
|
|
phase_3: ____________________________________________| |_________
|
|
```
|