2019-02-12 12:43:36 +01:00
|
|
|
`ifndef _DEF_ALU
|
|
|
|
`define _DEF_ALU
|
2019-02-08 19:09:13 +01:00
|
|
|
|
2019-02-12 12:43:36 +01:00
|
|
|
// stuff (where should that go ?)
|
2019-02-10 12:04:53 +01:00
|
|
|
`define T_SET 0
|
|
|
|
`define T_TEST 1
|
|
|
|
|
2019-02-08 19:09:13 +01:00
|
|
|
`define T_DIR_OUT 0
|
|
|
|
`define T_DIR_IN 1
|
|
|
|
|
|
|
|
`define T_PTR_0 0
|
|
|
|
`define T_PTR_1 1
|
|
|
|
|
2019-02-12 12:43:36 +01:00
|
|
|
// copy / exchange
|
2019-02-10 18:46:26 +01:00
|
|
|
`define ALU_OP_ZERO 0
|
|
|
|
`define ALU_OP_COPY 1
|
|
|
|
`define ALU_OP_EXCH 2
|
2019-02-12 12:43:36 +01:00
|
|
|
// shifts
|
2019-02-10 18:46:26 +01:00
|
|
|
`define ALU_OP_SHL 3
|
|
|
|
`define ALU_OP_SHR 4
|
2019-02-12 12:43:36 +01:00
|
|
|
// logic
|
|
|
|
`define ALU_OP_AND 5
|
|
|
|
`define ALU_OP_OR 6
|
2019-02-14 14:35:23 +01:00
|
|
|
// bit set/reset
|
|
|
|
`define ALU_OP_RST_BIT 7
|
|
|
|
`define ALU_OP_SET_BIT 8
|
2019-02-12 12:43:36 +01:00
|
|
|
// arithmetic
|
2019-02-14 14:35:23 +01:00
|
|
|
`define ALU_OP_2CMPL 9
|
|
|
|
`define ALU_OP_1CMPL 10
|
|
|
|
`define ALU_OP_INC 11
|
|
|
|
`define ALU_OP_DEC 12
|
|
|
|
`define ALU_OP_ADD 13
|
|
|
|
`define ALU_OP_SUB 14
|
2019-02-12 12:43:36 +01:00
|
|
|
// tests
|
2019-02-14 14:35:23 +01:00
|
|
|
`define ALU_OP_TEST_EQ 15
|
|
|
|
`define ALU_OP_TEST_NEQ 16
|
2019-02-14 08:59:04 +01:00
|
|
|
// relative jump
|
2019-02-14 14:35:23 +01:00
|
|
|
`define ALU_OP_JMP_REL2 17
|
|
|
|
`define ALU_OP_JMP_REL3 18
|
|
|
|
`define ALU_OP_JMP_REL4 19
|
|
|
|
`define ALU_OP_JMP_ABS5 20
|
|
|
|
|
2019-02-10 18:46:26 +01:00
|
|
|
|
2019-02-14 08:59:04 +01:00
|
|
|
// registers
|
2019-02-10 18:46:26 +01:00
|
|
|
|
|
|
|
`define ALU_REG_A 0
|
|
|
|
`define ALU_REG_B 1
|
|
|
|
`define ALU_REG_C 2
|
|
|
|
`define ALU_REG_D 3
|
2019-02-11 09:11:40 +01:00
|
|
|
`define ALU_REG_D0 4
|
|
|
|
`define ALU_REG_D1 5
|
2019-02-12 14:50:24 +01:00
|
|
|
`define ALU_REG_PC 6
|
|
|
|
`define ALU_REG_RSTK 7
|
2019-02-11 09:11:40 +01:00
|
|
|
`define ALU_REG_R0 8
|
|
|
|
`define ALU_REG_R1 9
|
|
|
|
`define ALU_REG_R2 10
|
|
|
|
`define ALU_REG_R3 11
|
|
|
|
`define ALU_REG_R4 12
|
2019-02-12 23:26:18 +01:00
|
|
|
//13
|
|
|
|
//14
|
|
|
|
//15
|
2019-02-13 08:21:25 +01:00
|
|
|
`define ALU_REG_DAT0 16
|
|
|
|
`define ALU_REG_DAT1 17
|
|
|
|
`define ALU_REG_CST 18
|
|
|
|
`define ALU_REG_ST 19
|
|
|
|
`define ALU_REG_P 20
|
|
|
|
`define ALU_REG_M 21
|
2019-02-13 20:09:25 +01:00
|
|
|
`define ALU_REG_IMM 22
|
2019-02-12 12:43:36 +01:00
|
|
|
|
|
|
|
`endif
|