Miroirs/crab
1
0
Fork 0
mirror of https://github.com/mattrberry/crab.git synced 2025-02-09 08:46:02 +01:00
Code Issues Projects Releases Packages Wiki Activity

type alias refactor should not have touched method names

Browse source
This commit is contained in:
Matthew Berry 2022-11-10 08:52:25 -08:00
parent 69c671730b
commit 8c2e1e9691
5 changed files with 8 additions and 8 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
src/crab/gba/arm/arm.cr
View file

@ -47,9 +47,9 @@ module GBA
elsif idx & 0b111111001111 == 0b000000001001
lut[idx] = ->arm_multiply(UInt32)
elsif idx & 0b111001001001 == 0b000001001001
lut[idx] = ->arm_UInt16_data_transfer_immediate(UInt32)
lut[idx] = ->arm_halfword_data_transfer_immediate(UInt32)
elsif idx & 0b111001001001 == 0b000000001001
lut[idx] = ->arm_UInt16_data_transfer_register(UInt32)
lut[idx] = ->arm_halfword_data_transfer_register(UInt32)
elsif idx & 0b110110010000 == 0b000100000000
lut[idx] = ->arm_psr_transfer(UInt32)
elsif idx & 0b110000000000 == 0b000000000000

4
src/crab/gba/arm/halfword_data_transfer_imm.cr
View file

@ -1,6 +1,6 @@
module GBA
module ARM
def arm_UInt16_data_transfer_immediate(instr : UInt32) : Nil
def arm_halfword_data_transfer_immediate(instr : UInt32) : Nil
pre_address = bit?(instr, 24)
add = bit?(instr, 23)
write_back = bit?(instr, 21)
@ -24,7 +24,7 @@ module GBA
case sh
when 0b00 # swp, no docs on this?
abort "UInt16DataTransferReg swp #{hex_str instr}"
abort "HalfwordDataTransferReg swp #{hex_str instr}"
when 0b01 # ldrh/strh
if load
set_reg(rd, @gba.bus.read_half_rotate address)

4
src/crab/gba/arm/halfword_data_transfer_reg.cr
View file

@ -1,6 +1,6 @@
module GBA
module ARM
def arm_UInt16_data_transfer_register(instr : UInt32) : Nil
def arm_halfword_data_transfer_register(instr : UInt32) : Nil
pre_address = bit?(instr, 24)
add = bit?(instr, 23)
write_back = bit?(instr, 21)
@ -23,7 +23,7 @@ module GBA
case sh
when 0b00 # swp, no docs on this?
abort "UInt16DataTransferReg swp #{hex_str instr}"
abort "HalfwordDataTransferReg swp #{hex_str instr}"
when 0b01 # ldrh/strh
if load
set_reg(rd, @gba.bus.read_half_rotate address)

2
src/crab/gba/thumb/load_store_halfword.cr
View file

@ -1,6 +1,6 @@
module GBA
module THUMB
def thumb_load_store_UInt16(instr : UInt32) : Nil
def thumb_load_store_halfword(instr : UInt32) : Nil
load = bit?(instr, 11)
offset = bits(instr, 6..10)
rb = bits(instr, 3..5)

2
src/crab/gba/thumb/thumb.cr
View file

@ -26,7 +26,7 @@ module GBA
elsif idx & 0b11110000 == 0b10010000
lut[idx] = ->thumb_sp_relative_load_store(UInt32)
elsif idx & 0b11110000 == 0b10000000
lut[idx] = ->thumb_load_store_UInt16(UInt32)
lut[idx] = ->thumb_load_store_halfword(UInt32)
elsif idx & 0b11100000 == 0b01100000
lut[idx] = ->thumb_load_store_immediate_offset(UInt32)
elsif idx & 0b11110010 == 0b01010010