slackbuilds_ponce/development/yosys/slack-desc
William PC 66f5af0cd3
development/yosys: Added (A framework for Verilog RTL synthesis)
Signed-off-by: Willy Sudiarto Raharjo <willysr@slackbuilds.org>
2022-11-05 21:15:11 +07:00

19 lines
789 B
Text

# HOW TO EDIT THIS FILE:
# The "handy ruler" below makes it easier to edit a package description.
# Line up the first '|' above the ':' following the base package name, and
# the '|' on the right side marks the last column you can put a character in.
# You must make exactly 11 lines for the formatting to be correct. It's also
# customary to leave one space after the ':' except on otherwise blank lines.
|-----handy-ruler------------------------------------------------------|
yosys: yosys (A framework for Verilog RTL synthesis)
yosys:
yosys:
yosys:
yosys: Yosys is a framework for Verilog RTL synthesis. It currently has
yosys: extensive Verilog-2005 support and provides a basic set of synthesis
yosys: algorithms for various application domains.
yosys:
yosys:
yosys:
yosys: