mirror of
https://github.com/Ponce/slackbuilds
synced 2024-11-25 10:03:03 +01:00
b0beba2480
Signed-off-by: B. Watson <yalhcru@gmail.com> Signed-off-by: Willy Sudiarto Raharjo <willysr@slackbuilds.org>
7 lines
348 B
Text
7 lines
348 B
Text
ADMS is a code generator for the Verilog-AMS language
|
|
|
|
ADMS is a code generator that converts electrical compact
|
|
device models specified in high-level description language into
|
|
ready-to-compile C code for the API of spice simulators. Based on
|
|
transformations specified in XML language, ADMS transforms Verilog-AMS
|
|
code into other target languages.
|