slackbuilds_ponce/academic/verilog
David Somero 6571d20a2c academic/verilog: Misc automated cleanups.
Signed-off-by: David Somero <xgizzmo@slackbuilds.org>
2010-06-04 00:59:27 -04:00
..
README
slack-desc
verilog.info
verilog.SlackBuild academic/verilog: Misc automated cleanups. 2010-06-04 00:59:27 -04:00

Icarus Verilog is a Verilog simulation and synthesis tool.  It operates as
a compiler, compiling source code written in Verilog (IEEE-1364) into some 
target format.  For batch simulation, the compiler can generate an intermediate
form called vvp assembly.  This intermediate form is executed by the 'vvp' 
command.  For synthesis, the compiler generates netlists in the desired format.