Commit graph

1 commit

Author SHA1 Message Date
Charles Daniels
ab05ac3f2e
academic/verilator: Added (Verilog HDL Simulator).
Signed-off-by: Willy Sudiarto Raharjo <willysr@slackbuilds.org>
2020-03-20 19:30:05 +07:00