mirror of
https://github.com/Ponce/slackbuilds
synced 2024-11-16 19:50:19 +01:00
system/saleae-logic: Wrap README at 72 columns.
Signed-off-by: B. Watson <yalhcru@gmail.com>
This commit is contained in:
parent
51115440f0
commit
e7a74d20ef
1 changed files with 5 additions and 4 deletions
|
@ -1,8 +1,9 @@
|
|||
The Saleae Logic Analyzer is a powerful tool capable of capturing
|
||||
multiple signals from a digital circuit and displaying that information
|
||||
in the form of timing diagrams.
|
||||
multiple signals from a digital circuit and displaying that
|
||||
information in the form of timing diagrams.
|
||||
|
||||
Saleae's Logic software can help you decode a variety of digital protocols,
|
||||
including UART, SPI, I2C, 1-Wire, I2S, CAN, USB, and many more.
|
||||
Saleae's Logic software can help you decode a variety of digital
|
||||
protocols, including UART, SPI, I2C, 1-Wire, I2S, CAN, USB, and many
|
||||
more.
|
||||
|
||||
These features can make debugging your embedded designs much simpler.
|
||||
|
|
Loading…
Reference in a new issue