mirror of
https://github.com/Ponce/slackbuilds
synced 2024-11-28 10:02:43 +01:00
6 lines
209 B
Text
6 lines
209 B
Text
|
Open-source interpreted Verilog simulator with a feature set and
|
||
|
|
performance similar to Verilog-XL.
|
||
|
|
Implements all IEEE 1364-1995 features along with some Verilog-2001
|
||
|
|
features.
|
||
|
|
Full support for Verilog PLIs.
|