mirror of
https://github.com/sxpert/hp-saturn
synced 2025-01-31 19:57:50 +01:00
14 lines
261 B
Verilog
14 lines
261 B
Verilog
/******************************************************************************
|
|
* 80A RESET
|
|
*
|
|
*
|
|
*/
|
|
|
|
`include "decstates.v"
|
|
|
|
begin
|
|
decstate <= `DEC_START;
|
|
`ifdef SIM
|
|
$display("%05h RESET\t\t\t<= NOT IMPLEMENTED YET", inst_start_PC);
|
|
`endif
|
|
end
|