mirror of
https://github.com/sxpert/hp-saturn
synced 2025-01-19 10:26:58 +01:00
16 lines
292 B
Verilog
16 lines
292 B
Verilog
/******************************************************************************
|
|
* 80A RESET
|
|
*
|
|
*
|
|
*/
|
|
|
|
`include "decstates.v"
|
|
`include "bus_commands.v"
|
|
|
|
begin
|
|
next_cycle <= `BUSCMD_RESET;
|
|
decstate <= `DEC_START;
|
|
`ifdef SIM
|
|
$display("%05h RESET", inst_start_PC);
|
|
`endif
|
|
end
|