hp-saturn/opcodes/8x.v
2019-02-07 22:54:06 +01:00

48 lines
No EOL
1.4 KiB
Verilog

/******************************************************************************
* 8
* a lot of things start with 8...
*
*/
`include "decstates.v"
`DEC_8: begin
case (nibble)
4'hD: decstate <= `DEC_GOVLNG;
4'hF: decstate <= `DEC_GOSBVL;
default: begin end
endcase
end
// DECODE_8:
// case (runstate)
// `RUN_DECODE: runstate <= `INSTR_START;
// `INSTR_START, `INSTR_STROBE: begin end
// `INSTR_READY:
// begin
// case (nibble)
// 4'h0: decstate <= DECODE_80;
// 4'h2: decstate <= DECODE_82;
// 4'h4: decstate <= DECODE_ST_EQ_0_N;
// 4'h5: decstate <= DECODE_ST_EQ_1_N;
// 4'hd: decstate <= DECODE_GOVLNG;
// 4'hf: decstate <= DECODE_GOSBVL;
// default:
// begin
// `ifdef SIM
// $display("unhandled instruction prefix 8%h", nibble);
// `endif
// decode_error <= 1;
// end
// endcase
// runstate <= `RUN_DECODE;
// end
// default:
// begin
// `ifdef SIM
// $display("DECODE_8: runstate %h", runstate);
// `endif
// decode_error <= 1;
// end
// endcase