we have signal !

This commit is contained in:
Raphael Jacquot 2019-03-03 18:22:48 +01:00
parent c04c770cba
commit cfd7603e96

View file

@ -64,7 +64,6 @@ end
always @(posedge clk) begin
test <= {test[6:0], test[7]};
$display("%b | %b", test, t_led);
if (reset) begin
clk_en <= 1'b1;