Miroirs/hp-saturn
1
0
Fork 0
mirror of https://github.com/sxpert/hp-saturn synced 2024-12-27 09:58:16 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions

fix the compilation for proper use of clk_25mhz signal as clock

Browse source
This commit is contained in:
Raphael Jacquot 2019-03-03 13:03:36 +01:00
parent 9cb1618acb
commit a6d5491619
3 changed files with 8 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
compile
View file

@ -11,4 +11,4 @@ echo "--------------------------------------------------------------------"
echo "YOSYS_STATUS ${YOSYS_STATUS}" echo "YOSYS_STATUS ${YOSYS_STATUS}"
echo "--------------------------------------------------------------------" echo "--------------------------------------------------------------------"
nextpnr-ecp5 --gui --85k --speed 6 --freq 5 --lpf ulx3s_v20.lpf --textcfg empty_lfe5u-85f.config --json z_saturn_test.json --save z_saturn_test.ecp5 nextpnr-ecp5 --gui --85k --speed 6 --freq 5 --lpf ulx3s_v20.lpf --json z_saturn_test.json --save z_saturn_test.ecp5

7
saturn_top.v
View file

@ -33,18 +33,23 @@ input wire [0:0] clk_25mhz;
input wire [6:0] btn; input wire [6:0] btn;
output reg [7:0] led; output reg [7:0] led;
`ifdef SIM
wire [0:0] clk; wire [0:0] clk;
`endif
wire [0:0] reset; wire [0:0] reset;
wire [0:0] halt; wire [0:0] halt;
assign clk = clk_25mhz;
assign reset = btn[0]; assign reset = btn[0];
assign led[0] = halt; assign led[0] = halt;
`endif `endif
saturn_bus main_bus ( saturn_bus main_bus (
`ifdef SIM
.i_clk (clk), .i_clk (clk),
`else
.i_clk (clk_25mhz),
`endif
.i_reset (reset), .i_reset (reset),
.o_halt (halt) .o_halt (halt)
); );

2
ulx3s_v20.lpf
View file

@ -9,7 +9,7 @@ FREQUENCY PORT "clk_25mhz" 25 MHZ;
# JTAG and SPI FLASH voltage 3.3V and options to boot from SPI flash # JTAG and SPI FLASH voltage 3.3V and options to boot from SPI flash
# write to FLASH possible any time from JTAG: # write to FLASH possible any time from JTAG:
SYSCONFIG CONFIG_IOVOLTAGE=3.3 COMPRESS_CONFIG=ON MCCLK_FREQ=62 MASTER_SPI_PORT=ENABLE SLAVE_SPI_PORT=DISABLE SLAVE_PARALLEL_PORT=DISABLE; SYSCONFIG CONFIG_IOVOLTAGE=3.3 COMPRESS_CONFIG=OFF MCCLK_FREQ=62 MASTER_SPI_PORT=ENABLE SLAVE_SPI_PORT=DISABLE SLAVE_PARALLEL_PORT=DISABLE;
# write to FLASH possible from user bitstream: # write to FLASH possible from user bitstream:
# SYSCONFIG CONFIG_IOVOLTAGE=3.3 COMPRESS_CONFIG=ON MCCLK_FREQ=62 MASTER_SPI_PORT=DISABLE SLAVE_SPI_PORT=DISABLE SLAVE_PARALLEL_PORT=DISABLE; # SYSCONFIG CONFIG_IOVOLTAGE=3.3 COMPRESS_CONFIG=ON MCCLK_FREQ=62 MASTER_SPI_PORT=DISABLE SLAVE_SPI_PORT=DISABLE SLAVE_PARALLEL_PORT=DISABLE;