Miroirs/hp-saturn
1
0
Fork 0
mirror of https://github.com/sxpert/hp-saturn synced 2024-12-26 09:58:09 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions

implement block_15x

Browse source
This commit is contained in:
Raphael Jacquot 2019-03-15 20:42:51 +01:00
parent c953bc82f4
commit 1771536ca0
3 changed files with 52 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
saturn_bus.v
View file

@ -237,7 +237,7 @@ always @(posedge i_clk) begin
end end
`ifdef SIM `ifdef SIM
if (cycle_ctr == 285) begin if (cycle_ctr == 293) begin
bus_halt <= 1'b1; bus_halt <= 1'b1;
$display("BUS %0d: [%d] enough cycles for now", phase, cycle_ctr); $display("BUS %0d: [%d] enough cycles for now", phase, cycle_ctr);
end end

1
saturn_hp48gx_rom.v
View file

@ -166,6 +166,7 @@ always @(posedge i_clk) begin
case (last_cmd) case (last_cmd)
`BUSCMD_PC_READ: $write("PC_READ <= rom[%5h]: %h", local_pc, imm_nibble); `BUSCMD_PC_READ: $write("PC_READ <= rom[%5h]: %h", local_pc, imm_nibble);
`BUSCMD_DP_READ: $write("DP_READ <= rom[%5h]: %h", local_dp, imm_nibble); `BUSCMD_DP_READ: $write("DP_READ <= rom[%5h]: %h", local_dp, imm_nibble);
`BUSCMD_DP_WRITE: $write("DP_WRITE (we can't write to rom)");
`BUSCMD_LOAD_PC: $write("LOAD_PC - pc %5h, %h pos %0d", local_pc, i_bus_nibble_in, addr_pos_ctr); `BUSCMD_LOAD_PC: $write("LOAD_PC - pc %5h, %h pos %0d", local_pc, i_bus_nibble_in, addr_pos_ctr);
`BUSCMD_LOAD_DP: $write("LOAD_DP - dp %5h, %h pos %0d", local_dp, i_bus_nibble_in, addr_pos_ctr); `BUSCMD_LOAD_DP: $write("LOAD_DP - dp %5h, %h pos %0d", local_dp, i_bus_nibble_in, addr_pos_ctr);
`BUSCMD_CONFIGURE: $write("CONFIGURE - rom is not configurable"); `BUSCMD_CONFIGURE: $write("CONFIGURE - rom is not configurable");

50
saturn_inst_decoder.v
View file

@ -137,6 +137,9 @@ reg [0:0] decode_started;
reg [0:0] block_0x; reg [0:0] block_0x;
reg [0:0] block_1x; reg [0:0] block_1x;
reg [0:0] block_14x; reg [0:0] block_14x;
reg [0:0] block_15x;
reg [0:0] block_15xa;
reg [0:0] block_15xn;
reg [0:0] block_2x; reg [0:0] block_2x;
reg [0:0] block_3x; reg [0:0] block_3x;
reg [0:0] block_8x; reg [0:0] block_8x;
@ -162,6 +165,7 @@ reg [2:0] jump_counter;
reg [3:0] load_counter; reg [3:0] load_counter;
reg [3:0] load_count; reg [3:0] load_count;
reg [1:0] fields_table; reg [1:0] fields_table;
reg [0:0] read_write;
/* /*
* initialization * initialization
@ -192,6 +196,9 @@ initial begin
block_0x = 1'b0; block_0x = 1'b0;
block_1x = 1'b0; block_1x = 1'b0;
block_14x = 1'b0; block_14x = 1'b0;
block_15x = 1'b0;
block_15xa = 1'b0;
block_15xn = 1'b0;
block_2x = 1'b0; block_2x = 1'b0;
block_3x = 1'b0; block_3x = 1'b0;
block_8x = 1'b0; block_8x = 1'b0;
@ -330,6 +337,7 @@ always @(posedge i_clk) begin
if (block_1x) begin if (block_1x) begin
case (i_nibble) case (i_nibble)
4'h4: block_14x <= 1'b1; 4'h4: block_14x <= 1'b1;
4'h5: block_15x <= 1'b1;
4'h9, 4'hA, 4'hB, 4'hD, 4'hE, 4'hF: 4'h9, 4'hA, 4'hB, 4'hD, 4'hE, 4'hF:
begin begin
$display("DECODER %0d: [%d] D)=(5)", i_phase, i_cycle_ctr, i_nibble); $display("DECODER %0d: [%d] D)=(5)", i_phase, i_cycle_ctr, i_nibble);
@ -366,6 +374,45 @@ always @(posedge i_clk) begin
block_14x <= 1'b0; block_14x <= 1'b0;
end end
if (block_15x) begin
$display("DECODER %0d: [%d] block_15x %h", i_phase, i_cycle_ctr, i_nibble);
o_mem_pointer <= i_nibble[0];
read_write <= i_nibble[1];
o_alu_reg_dest <= i_nibble[2]?`ALU_REG_C:`ALU_REG_A;
o_alu_reg_src_1 <= i_nibble[2]?`ALU_REG_C:`ALU_REG_A;
o_alu_reg_src_2 <= `ALU_REG_NONE;
if (!i_nibble[3]) begin
$display("DECODER %0d: [%d] heading to block_15xa", i_phase, i_cycle_ctr);
block_15xa <= 1'b1;
fields_table <= `FT_A_B;
block_FIELDS <= 1'b1;
end else begin
$display("DECODER %0d: [%d] heading to block_15xn", i_phase, i_cycle_ctr);
block_15xn <= 1'b1;
end
block_15x <= 1'b0;
end
if (block_15xa) begin
$display("DECODER %0d: [%d] block_15xa %h", i_phase, i_cycle_ctr, i_nibble);
o_instr_type <= read_write?`INSTR_TYPE_MEM_READ:`INSTR_TYPE_MEM_WRITE;
o_instr_execute <= 1'b1;
o_instr_decoded <= 1'b1;
decode_started <= 1'b0;
block_15xa <= 1'b0;
end
if (block_15xn) begin
$display("DECODER %0d: [%d] block_15xn %h", i_phase, i_cycle_ctr, i_nibble);
o_instr_type <= read_write?`INSTR_TYPE_MEM_READ:`INSTR_TYPE_MEM_WRITE;
o_alu_ptr_begin <= 4'h0;
o_alu_ptr_end <= i_nibble;
o_instr_execute <= 1'b1;
o_instr_decoded <= 1'b1;
decode_started <= 1'b0;
block_15xn <= 1'b0;
end
if (block_2x) begin if (block_2x) begin
o_alu_reg_dest <= `ALU_REG_P; o_alu_reg_dest <= `ALU_REG_P;
o_alu_reg_src_1 <= `ALU_REG_IMM; o_alu_reg_src_1 <= `ALU_REG_IMM;
@ -755,6 +802,9 @@ always @(posedge i_clk) begin
block_0x <= 1'b0; block_0x <= 1'b0;
block_1x <= 1'b0; block_1x <= 1'b0;
block_14x <= 1'b0; block_14x <= 1'b0;
block_15x <= 1'b0;
block_15xa <= 1'b0;
block_15xn <= 1'b0;
block_2x <= 1'b0; block_2x <= 1'b0;
block_3x <= 1'b0; block_3x <= 1'b0;
block_8x <= 1'b0; block_8x <= 1'b0;