Miroirs/crab
1
0
Fork 0
mirror of https://github.com/mattrberry/crab.git synced 2025-01-29 20:35:13 +01:00
Code Issues Projects Releases Packages Wiki Activity

allow writes to wram board/chip

Browse source
This commit is contained in:
Matthew Berry 2020-09-27 23:39:18 -07:00
parent d62bfecacf
commit 15433454a4
1 changed files with 17 additions and 8 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

25
src/crab/bus.cr
View file

@ -1,6 +1,11 @@
class Bus
CARTRIDGE = 0x08000000..0x0FFFFFFF
UNUSED = 0x10000000..0xFFFFFFFF
WRAM_BOARD = 0x02000000..0x0203FFFF
WRAM_CHIP = 0x03000000..0x03007FFF
CARTRIDGE = 0x08000000..0x0FFFFFFF
UNUSED = 0x10000000..0xFFFFFFFF
@wram_board = Bytes.new Bus::WRAM_BOARD.size
@wram_chip = Bytes.new Bus::WRAM_CHIP.size
def initialize(@gba : GBA)
end
@ -8,9 +13,11 @@ class Bus
def [](index : Int) : Byte
log "read #{hex_str index.to_u32}"
case index
when CARTRIDGE then @gba.cartridge[index - CARTRIDGE.begin]
when UNUSED then 0xFF
else 0xFF
when WRAM_BOARD then @wram_board[index - WRAM_BOARD.begin]
when WRAM_CHIP then @wram_chip[index - WRAM_CHIP.begin]
when CARTRIDGE then @gba.cartridge[index - CARTRIDGE.begin]
when UNUSED then 0xFF
else 0xFF
end.to_u8
end
@ -29,9 +36,11 @@ class Bus
def []=(index : Int, value : Byte) : Nil
log "write #{hex_str index.to_u32} -> #{hex_str value}"
case index
when CARTRIDGE then @gba.cartridge[index]
when UNUSED then nil
else raise "Unimplemented write ~ addr:#{hex_str index.to_u32}, val:#{value}"
when WRAM_BOARD then @wram_board[index - WRAM_BOARD.begin] = value
when WRAM_CHIP then @wram_chip[index - WRAM_CHIP.begin] = value
when CARTRIDGE then @gba.cartridge[index - CARTRIDGE.begin] = value # todo is this meant to be writable?
when UNUSED then nil
else raise "Unimplemented write ~ addr:#{hex_str index.to_u32}, val:#{value}"
end
end